Skip to content
View BALAKRISHNA-EPPILI's full-sized avatar

Block or report BALAKRISHNA-EPPILI

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. 4-bit_Flash_ADC 4-bit_Flash_ADC Public

    This repository presents the design of 4-bit_Flash_ADC implemented using eSim open source EDA tool.

    2

  2. 4bit_binary_counter 4bit_binary_counter Public

    Verilog 1

  3. dvsd_wt8216m dvsd_wt8216m Public

    Forked from Ikarthikmb/dvsd_wt8216m

    IP layout design of a 8-bit Wallace tree Multiplier

    Verilog

  4. OpenLane OpenLane Public

    Forked from The-OpenROAD-Project/OpenLane

    OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.

    Verilog

  5. vsdserializer_v1 vsdserializer_v1 Public

    Forked from Devipriya1921/vsdserializer_v1

    Verilog

  6. dvsd_4bit_binary_counter dvsd_4bit_binary_counter Public

    About This project produced a clean GDS - Final Layout with all details that are used to print photomasks used in the fabrication of a behavioral RTL of an 4bit Binary Counter, using SkyWater 130 n…

    Verilog