{"payload":{"header_redesign_enabled":false,"results":[{"id":"662780470","archived":false,"color":"#b2b7f8","followers":5,"has_funding_file":false,"hl_name":"BogdanW3/nessy","hl_trunc_description":"Projekat iz Arhitekture Racunara (AR-a)","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":662780470,"name":"nessy","owner_id":26060506,"owner_login":"BogdanW3","updated_at":"2024-02-27T20:30:27.389Z","has_issues":true}},"sponsorable":false,"topics":["console","fpga","6502","quartus","6502-processor","cyclone-iii"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":63,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ABogdanW3%252Fnessy%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/BogdanW3/nessy/star":{"post":"vGS3tSjNXzo_hdzrhmlBOClP0By39z9rATHZWkvSonSqR-wfgFdyqvwkkkK9cYgHB01M3eFOv92pwGGhHGgGwA"},"/BogdanW3/nessy/unstar":{"post":"1LVbyXmZDagjnkznRq0VGAAeroiAE-MkNvlv0negH4uVlAkGvQulXoRjZ9_0829592-EswZphjbhmyhgmzWe4Q"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Gy99PIhpld8SjRX7LtbJPE5ZJNE_S-f8irWqpMM530nAAw_ftu7e3_soBLZ2VNzrv7PY8jfSjSiFyY6ApicSqA"}}},"title":"Repository search results"}