You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
I'm currently studying Computer Engineering at University of Palermo (UNIPA). I love hardware related stuffs, in particular chip design (FPGAs, ASICs ...).
UART controller that uses a master-slave architecture to enstablish a communication with the other device during the configuration process. This repository provides RTL code and testbench for the d…