#
🎯
Focusing
Third year Computer Engineering.
-
Università degli studi di Palermo
- Palermo
- tripi.gabriele2002@gmail.com
Lists (1)
Sort Name ascending (A-Z)
Starred repositories
4
stars
written in Verilog
Clear filter
OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
SystemVerilog testbench for an Ethernet 10GE MAC core