Skip to content
View GabbedT's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report GabbedT

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Beta Lists are currently in beta. Share feedback and report bugs.

Starred repositories

4 stars written in Verilog
Clear filter

OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/

Verilog 320 275 Updated Sep 28, 2024

ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen

Verilog 141 34 Updated Mar 8, 2020

SystemVerilog testbench for an Ethernet 10GE MAC core

Verilog 44 17 Updated Apr 1, 2016