{"payload":{"header_redesign_enabled":false,"results":[{"id":"84366787","archived":false,"color":"#6E4C13","followers":2309,"has_funding_file":false,"hl_name":"SpinalHDL/VexRiscv","hl_trunc_description":"A FPGA friendly 32 bit RISC-V CPU implementation","language":"Assembly","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":84366787,"name":"VexRiscv","owner_id":10659437,"owner_login":"SpinalHDL","updated_at":"2024-06-17T20:17:07.859Z","has_issues":true}},"sponsorable":false,"topics":["cpu","fpga","vhdl","riscv","verilog","soc","spinalhdl","softcore"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":100,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ASpinalHDL%252FVexRiscv%2B%2Blanguage%253AAssembly","metadata":null,"csrf_tokens":{"/SpinalHDL/VexRiscv/star":{"post":"Mnd0rPvupCoznD_dR08GyVYPrSSISYogdV1Vz84t7nfkUVxBAVFBhyGyvcue-ucouzwuu7SLfh_vHmyPd1HVyg"},"/SpinalHDL/VexRiscv/unstar":{"post":"s_ozsurx2N0tw5A_U2A9u2W2JtQ4vYtDQNWp9IWYD6u7UHPX01f4u8MsH80S5myVjWKwlomzZkRZFO7ZGT9ltg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"X1gd_v3IvE6ui3g7ElUrc1iYMB0eRu1AXSVEZHbxMJ_liM3W8kDDvxmb327sj3XhfCmTRtPg3ZvPpI3sd43Qyw"}}},"title":"Repository search results"}