{"payload":{"header_redesign_enabled":false,"results":[{"id":"288974075","archived":false,"color":"#DAE1C2","followers":43,"has_funding_file":false,"hl_name":"Superscalar-HIT-Core/Superscalar-HIT-Core-NSCSCC2020","hl_trunc_description":"a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog","language":"SystemVerilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":288974075,"name":"Superscalar-HIT-Core-NSCSCC2020","owner_id":67506405,"owner_login":"Superscalar-HIT-Core","updated_at":"2023-12-11T20:28:32.088Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":112,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ASuperscalar-HIT-Core%252FSuperscalar-HIT-Core-NSCSCC2020%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/Superscalar-HIT-Core/Superscalar-HIT-Core-NSCSCC2020/star":{"post":"xBFogMr72D3pUxXjBnrrSFbr95BP5-3APptCbGx2sUPv4mFdCT9Wdx_KpU_xfaJHBXCaQfKPg4jT2nfKkGeswQ"},"/Superscalar-HIT-Core/Superscalar-HIT-Core-NSCSCC2020/unstar":{"post":"ayliR2BPuSh8sdOQdZxU9aUE0cLuODpghn26m3JfVEBLENovmyv7lEAUwZVGB16Mrd35uySlt_FBgrnR-O4mCQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"AcWHcWE5hA5hXP1mBHy18QVAjOXR2t1G4wenzHnR982-9asN81UR_BxSo9bH8dZjMT2X9qjkBnlEnRcNJpIEXQ"}}},"title":"Repository search results"}