Skip to content
View TomHarte's full-sized avatar

Organizations

@SingleStepTests

Block or report TomHarte

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Beta Lists are currently in beta. Share feedback and report bugs.
5 stars written in Verilog
Clear filter

Mega Drive/Genesis core written in Verilog

Verilog 298 9 Updated Jun 25, 2024

This is an attempt to make clean Verilog sources for each chip on the Amiga.

Verilog 190 22 Updated Apr 27, 2024

The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register dump files into .flac soundtrack.

Verilog 93 10 Updated Nov 26, 2019

Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)

Verilog 52 6 Updated Sep 18, 2016

Implementation of 8250 Complex Interface Adapter (CIA) in Verilog

Verilog 17 4 Updated Nov 14, 2021