Skip to content
View TrAyZeN's full-sized avatar
🦀
I like the crab language
🦀
I like the crab language

Highlights

  • Pro

Organizations

@lse @Ledger-Donjon @Crab-Wave @prismocr

Block or report TrAyZeN

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Beta Lists are currently in beta. Share feedback and report bugs.

Starred repositories

6 stars written in VHDL
Clear filter

VHDL 2008/93/87 simulator

VHDL 2,344 360 Updated Sep 30, 2024

🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

VHDL 1,561 219 Updated Sep 30, 2024

ThunderScope GitHub Repo

VHDL 790 160 Updated Sep 25, 2024

VUnit is a unit testing framework for VHDL/SystemVerilog

VHDL 722 260 Updated Sep 16, 2024

VHDL compiler and simulator

VHDL 631 77 Updated Sep 30, 2024

IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Technische Universität Dresden, Germany

VHDL 540 93 Updated Nov 29, 2020