Skip to content
View ZqlwMatt's full-sized avatar
:octocat:
:octocat:
14 followers · 13 following
  • CUHK-Shenzhen
  • Hangzhou, China
  • 23:58 (UTC +08:00)
  • X @jzbao03

Achievements

Achievement: Public SponsorAchievement: Pull SharkAchievement: YOLOAchievement: Quickdraw

Achievements

Achievement: Public SponsorAchievement: Pull SharkAchievement: YOLOAchievement: Quickdraw

Highlights

  • Pro

Block or report ZqlwMatt

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

3 stars written in Verilog
Clear filter

xiaop1 / Verilog-Practice

HDLBits website practices & solutions

Verilog 677 177 Updated Dec 27, 2023

caaatch22 / ToyMips

Classic five stage pipeline CPU implementation base on MIPS arch and fully tested.

Verilog 6 Updated May 22, 2023

akankshac-073 / MIPS-5-stage-pipelined-control-and-datapath

Implementation of a 32-bit 5 stage Pipelined MIPS Processor using RTL coding in Verilog on ModelSim simulator. The processor datapath and control units are designed for Arithmetic and Logical instr…

Verilog 3 1 Updated Mar 22, 2022