dpretet
Follow
FPGA/ASIC Design Engineer
- France
-
14:33
(UTC +02:00) - https://www.linkedin.com/in/damien-pretet/
Lists (8)
Sort Name ascending (A-Z)
Starred repositories
1
star
written in Batchfile
Clear filter
Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC