dpretet
Follow
FPGA/ASIC Design Engineer
- France
-
14:22
(UTC +02:00) - https://www.linkedin.com/in/damien-pretet/
Lists (8)
Sort Name ascending (A-Z)
Starred repositories
2
stars
written in Perl
Clear filter
Facilitates building open source tools for working with hardware description languages (HDLs)