Stars
1
star
written in SystemVerilog
Clear filter
This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.