{"payload":{"header_redesign_enabled":false,"results":[{"id":"265078079","archived":false,"color":"#adb2cb","followers":22,"has_funding_file":false,"hl_name":"j-core/jcore-soc","hl_trunc_description":"J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":265078079,"name":"jcore-soc","owner_id":19561334,"owner_login":"j-core","updated_at":"2020-11-24T18:55:24.806Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":101,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aj-core%252Fjcore-soc%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/j-core/jcore-soc/star":{"post":"2wSs3-esv0a3rpfN0ELLgDcSPEwxUEE8C7GV018JRmzzF3xtDz9lRAoxi6c37DV-yLL-7IZ1RshMS_yKSWcpgw"},"/j-core/jcore-soc/unstar":{"post":"k04fLl4pcfEEaQcI7MqTtyXFWuictj17hq9tU_4QTO5VWpX8RxtZ3oGJG6cBv9IyJThRNcxXUIvrX9wJrqeVpQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"TUZp_99n_hVamehcDZwbkykGVfNSYcXJ8yG7d8oChoFHJrwFW6lsSCOD1qdXn7NGcpXBqGVxh9e1jCw71KiT4g"}}},"title":"Repository search results"}