Skip to content
View jaytxrx's full-sized avatar
Block or Report

Block or report jaytxrx

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Beta Lists are currently in beta. Share feedback and report bugs.
6 stars written in SystemVerilog
Clear filter

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 6,742 500 Updated Jun 14, 2024

Send video/audio over HDMI on an FPGA

SystemVerilog 1,053 112 Updated Feb 3, 2024

Open hardware test equipment

SystemVerilog 142 22 Updated Mar 31, 2024
SystemVerilog 67 18 Updated May 30, 2023

A collection of little open source FPGA hobby projects

SystemVerilog 45 Updated Feb 6, 2020

NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board

SystemVerilog 35 15 Updated Oct 2, 2022