Skip to content
View mer0m's full-sized avatar
5 followers · 3 following
  • Neuchatel (CH)

Achievements

Achievement: Pull SharkAchievement: Arctic Code Vault Contributor

Achievements

Achievement: Pull SharkAchievement: Arctic Code Vault Contributor

Organizations

@oscimp
Block or Report

Block or report mer0m

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

Type: All
Language: VHDL
Sort by: Most stars
9 stars written in VHDL
Clear filter

jakubcabal / spi-fpga

SPI master and SPI slave for FPGA written in VHDL

VHDL 161 38 Updated Apr 24, 2021

ATaylorCEngFIET / Hackster

Files used with hackster examples

VHDL 136 75 Updated Aug 3, 2020

jakubcabal / uart-for-fpga

Simple UART controller for FPGA written in VHDL

VHDL 90 27 Updated Aug 7, 2021

hdl-modules / hdl-modules

A collection of reusable, high-quality, peer-reviewed VHDL building blocks.

VHDL 83 10 Updated Jul 31, 2024

BBN-Q / VHDL-JESD204b

JESD204b modules in VHDL

VHDL 27 19 Updated Apr 18, 2019

dspsandbox / FPGA-Notes-for-Scientists

VHDL 24 8 Updated Aug 24, 2023

fcayci / vhdl-axis-uart

UART to AXI Stream interface written in VHDL

VHDL 15 4 Updated Oct 20, 2022

stefanrauch / wr_cores

VHDL 2 Updated Jan 21, 2013

hprice99 / uart-for-fpga

Forked from jakubcabal/uart-for-fpga

Simple UART controller for FPGA written in VHDL

VHDL 1 Updated Aug 9, 2021