Popular repositories Loading

1. edabk-soc edabk-soc Public

   Verilog

2. edabk-soc-dffram edabk-soc-dffram Public

   Verilog

3. edabk_SoC_SNN edabk_SoC_SNN Public

   Integrate IP neural network into RISCV SoC based on Litex framework

   Verilog

4. edabk_litex edabk_litex Public

   C

5. OpenLane OpenLane Public

   Forked from The-OpenROAD-Project/OpenLane

   OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.

   Python

6. caravel_user_project caravel_user_project Public template

   Forked from efabless/caravel_user_project

   https://caravel-user-project.readthedocs.io

   Verilog