{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"Amstrad-PCW_MiSTer","owner":"RW-FPGA-devel-Team","isFork":true,"description":"Amstrad PCW MiSTer core","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":9,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-06-10T17:01:49.477Z"}},{"type":"Public","name":"Jupiter_Demistify","owner":"RW-FPGA-devel-Team","isFork":false,"description":"Jupiter ACE loading uncompressed snapshots","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-03-25T20:26:44.341Z"}},{"type":"Public","name":"Aquarius_DeMiSTify","owner":"RW-FPGA-devel-Team","isFork":false,"description":"Mattel aquarius demistified version","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-02-19T22:29:15.816Z"}},{"type":"Public","name":"TatungEinstein_DeMiSTify","owner":"RW-FPGA-devel-Team","isFork":false,"description":"Demistification of Tatung Einstein micro computer","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":9,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-01-29T19:07:19.389Z"}},{"type":"Public","name":"MSX1FPGA_SiDi","owner":"RW-FPGA-devel-Team","isFork":false,"description":"SiDi port of MSX1FPGA","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-11-25T18:33:56.773Z"}},{"type":"Public","name":"ZXNext_Mister","owner":"RW-FPGA-devel-Team","isFork":true,"description":"ZX Next core for Mister","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":3,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-10-22T23:29:27.780Z"}},{"type":"Public","name":"SVI328-SiDi","owner":"RW-FPGA-devel-Team","isFork":false,"description":"Spectravideo 328 for SiDi FPGA","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":3,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-09-21T09:35:18.485Z"}},{"type":"Public","name":"multi-cpm","owner":"RW-FPGA-devel-Team","isFork":false,"description":"Multi CPM machine based on Multicomp","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-08-23T11:33:43.150Z"}},{"type":"Public","name":"Videopac-G7000","owner":"RW-FPGA-devel-Team","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":2,"starsCount":6,"forksCount":5,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-06-12T17:31:15.783Z"}},{"type":"Public","name":"C64_MiSTer","owner":"RW-FPGA-devel-Team","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":56,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-05-30T23:51:56.938Z"}},{"type":"Public","name":"SVI328-Mister","owner":"RW-FPGA-devel-Team","isFork":false,"description":"SVI328 Core for the Mister FPGA","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-05-01T17:53:03.136Z"}},{"type":"Public","name":"cbm_sid","owner":"RW-FPGA-devel-Team","isFork":false,"description":"MOS Technology 6581 (and 8580) fpga implementation.","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-04-10T21:29:40.270Z"}},{"type":"Public","name":"lynx2wav","owner":"RW-FPGA-devel-Team","isFork":false,"description":"Camputers lynx .tap to wav file for fpga and real machine.","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-03-31T23:34:40.340Z"}},{"type":"Public","name":"eg2000","owner":"RW-FPGA-devel-Team","isFork":true,"description":"EACA EG2000 Colour Genie FPGA implementation for ZX-Uno and SiDi boards","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":2,"starsCount":1,"forksCount":5,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-03-20T19:54:40.279Z"}},{"type":"Public","name":"Rememotech-Mister","owner":"RW-FPGA-devel-Team","isFork":false,"description":"This is a port from Rememotech (a vhdl implementation of memotech mtx 500) to Mister fpga","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":1,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-03-17T07:15:39.426Z"}},{"type":"Public","name":"eg2000.sidi","owner":"RW-FPGA-devel-Team","isFork":false,"description":"EACA EG2000 Colour Genie FPGA implementation for SiDi board","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-03-17T07:11:58.224Z"}},{"type":"Public","name":"c64","owner":"RW-FPGA-devel-Team","isFork":true,"description":"C64 core","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":15,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-02-26T08:48:19.489Z"}},{"type":"Public","name":"Mister_mc-2g-1024","owner":"RW-FPGA-devel-Team","isFork":false,"description":"Mister implementation of mc-2g-1024 (similar to multicomp)","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":7,"forksCount":2,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-12-09T17:28:37.357Z"}},{"type":"Public","name":"UAReloaded_mc-2g-1024","owner":"RW-FPGA-devel-Team","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":1,"starsCount":1,"forksCount":2,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-10-20T11:29:17.995Z"}},{"type":"Public","name":"MiSTer_lynx48","owner":"RW-FPGA-devel-Team","isFork":false,"description":"WIP camputers lynx 48","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":3,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-10-20T08:56:30.580Z"}},{"type":"Public","name":"zet_MiSTer","owner":"RW-FPGA-devel-Team","isFork":false,"description":"a port to MiSTer of the ZET x86 core","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":0,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-10-02T17:17:12.566Z"}},{"type":"Public","name":"Nextor_msx1fpga","owner":"RW-FPGA-devel-Team","isFork":false,"description":"Nextor 2.11 and sdcard driver for msx1fpga core. Support real SD and sdcard","allTopics":[],"primaryLanguage":{"name":"Assembly","color":"#6E4C13"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-08-09T21:52:48.154Z"}},{"type":"Public","name":"pacedev","owner":"RW-FPGA-devel-Team","isFork":true,"description":"Programmable Arcade Circuit Emulation","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":9,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2017-10-14T10:47:28.809Z"}}],"repositoryCount":23,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"RW-FPGA-devel-Team repositories"}