{"payload":{"pageCount":2,"repositories":[{"type":"Public","name":"cvw","owner":"openhwgroup","isFork":false,"description":"CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":2,"issueCount":22,"starsCount":224,"forksCount":146,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-21T16:42:26.760Z"}},{"type":"Public","name":"cvfpu","owner":"openhwgroup","isFork":false,"description":"Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":6,"issueCount":35,"starsCount":391,"forksCount":105,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-21T15:52:16.439Z"}},{"type":"Public","name":"cva6","owner":"openhwgroup","isFork":false,"description":"The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux","allTopics":["asic","cpu","systemverilog-hdl","rv64gc","ariane","fpga","risc-v"],"primaryLanguage":{"name":"Assembly","color":"#6E4C13"},"pullRequestCount":2,"issueCount":169,"starsCount":2128,"forksCount":650,"license":"Other","participation":[15,29,22,20,23,17,18,18,17,9,20,17,14,19,8,14,21,7,11,14,16,11,9,17,15,10,1,4,7,8,7,9,8,14,15,9,16,14,15,10,13,17,15,6,13,1,12,23,22,17,23,20],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-21T15:35:39.026Z"}},{"type":"Public","name":"core-v-verif","owner":"openhwgroup","isFork":false,"description":"Functional verification project for the CORE-V family of RISC-V cores.","allTopics":["verification","systemverilog","uvm","risc-v"],"primaryLanguage":{"name":"Assembly","color":"#6E4C13"},"pullRequestCount":12,"issueCount":117,"starsCount":392,"forksCount":206,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-21T12:54:21.075Z"}},{"type":"Public","name":"programs","owner":"openhwgroup","isFork":false,"description":"Documentation for the OpenHW Group's set of CORE-V RISC-V cores","allTopics":[],"primaryLanguage":{"name":"HTML","color":"#e34c26"},"pullRequestCount":6,"issueCount":9,"starsCount":181,"forksCount":97,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-21T09:48:34.683Z"}},{"type":"Public","name":"cv32e40p","owner":"openhwgroup","isFork":false,"description":"CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform","allTopics":["riscv","riscv32imfc"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":11,"issueCount":37,"starsCount":895,"forksCount":393,"license":"Other","participation":[17,3,2,7,2,9,9,8,24,12,13,7,6,1,16,7,10,3,6,16,3,6,16,3,6,4,6,2,10,4,1,5,2,9,1,5,0,9,7,13,4,21,10,0,5,0,0,0,6,10,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-21T09:06:45.342Z"}},{"type":"Public","name":"cve2","owner":"openhwgroup","isFork":true,"description":"The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH Zurich and Ibex work from lowRISC.","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":10,"issueCount":171,"starsCount":26,"forksCount":492,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-19T12:02:12.404Z"}},{"type":"Public","name":"cv-hpdcache","owner":"openhwgroup","isFork":false,"description":"RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":2,"starsCount":41,"forksCount":14,"license":"Other","participation":[16,0,1,0,0,0,0,0,0,7,0,1,3,3,3,5,2,0,1,0,0,0,2,0,3,0,0,0,0,1,6,1,2,4,8,1,11,2,1,1,0,2,1,11,0,0,0,1,5,1,0,8],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-19T08:21:57.333Z"}},{"type":"Public","name":"openhwgroup.org","owner":"openhwgroup","isFork":false,"description":"OpenHW Group is a not-for-profit, global organization driven by its members and individual contributors where hardware and software designers collaborate in the development of open-source cores, related IP, tools and software. OpenHW provides an infrastructure for hosting high quality open-source HW developments in line with industry best practi…","allTopics":["webdev","hugo"],"primaryLanguage":{"name":"HTML","color":"#e34c26"},"pullRequestCount":0,"issueCount":2,"starsCount":15,"forksCount":11,"license":"Eclipse Public License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-13T13:02:34.150Z"}},{"type":"Public","name":"cv32e40x","owner":"openhwgroup","isFork":false,"description":"4 stage, in-order, compute RISC-V core based on the CV32E40P","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":4,"issueCount":28,"starsCount":194,"forksCount":49,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-12T22:29:52.564Z"}},{"type":"Public","name":"cv32e20-dv","owner":"openhwgroup","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Assembly","color":"#6E4C13"},"pullRequestCount":1,"issueCount":0,"starsCount":0,"forksCount":3,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T17:07:44.997Z"}},{"type":"Public","name":"corev-llvm-project","owner":"openhwgroup","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":2,"issueCount":4,"starsCount":11,"forksCount":16,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-03T03:34:27.200Z"}},{"type":"Public","name":"corev-gcc","owner":"openhwgroup","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":7,"starsCount":19,"forksCount":22,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-30T15:58:45.338Z"}},{"type":"Public","name":"corev-binutils-gdb","owner":"openhwgroup","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":4,"starsCount":9,"forksCount":26,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-30T15:57:41.557Z"}},{"type":"Public","name":"core-v-sw","owner":"openhwgroup","isFork":false,"description":"Main Repo for the OpenHW Group Software Task Group","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":5,"starsCount":15,"forksCount":28,"license":"Eclipse Public License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-27T12:54:41.576Z"}},{"type":"Public","name":"core-v-xif","owner":"openhwgroup","isFork":false,"description":"RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":17,"starsCount":53,"forksCount":23,"license":"Other","participation":[2,0,0,0,0,0,0,0,1,0,0,6,2,0,0,1,1,4,4,0,16,4,4,2,1,0,0,0,4,22,6,22,8,3,5,14,1,3,12,0,0,0,3,0,0,0,0,2,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-22T09:42:14.058Z"}},{"type":"Public","name":"core-v-mcu-uvm","owner":"openhwgroup","isFork":false,"description":"CORE-V MCU UVM Environment and Test Bench","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":16,"starsCount":13,"forksCount":6,"license":null,"participation":[0,0,1,0,1,0,1,1,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,4,5,2,1,1,0,3,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-17T12:21:27.644Z"}},{"type":"Public","name":"tristan-isolde-unified-access-page","owner":"openhwgroup","isFork":false,"description":"Unified Access Page for the TRISTAN project","allTopics":[],"primaryLanguage":{"name":"HTML","color":"#e34c26"},"pullRequestCount":1,"issueCount":1,"starsCount":11,"forksCount":28,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-08T10:32:48.933Z"}},{"type":"Public","name":"core-v-mcu-cli-test","owner":"openhwgroup","isFork":false,"description":"Eclipse/FreeRTOS/core-v-mcu example program","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":1,"issueCount":6,"starsCount":9,"forksCount":9,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-22T02:45:45.257Z"}},{"type":"Public","name":"core-v-polara-apu","owner":"openhwgroup","isFork":true,"description":"The OpenPiton Platform","allTopics":[],"primaryLanguage":{"name":"Assembly","color":"#6E4C13"},"pullRequestCount":1,"issueCount":0,"starsCount":13,"forksCount":212,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-20T22:40:37.393Z"}},{"type":"Public","name":"cva5","owner":"openhwgroup","isFork":false,"description":"The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":10,"starsCount":53,"forksCount":14,"license":"Apache License 2.0","participation":[1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,1,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-03T02:37:02.525Z"}},{"type":"Public","name":"cv32e40x-dv","owner":"openhwgroup","isFork":false,"description":"CV32E40X Design-Verification environment","allTopics":[],"primaryLanguage":{"name":"Assembly","color":"#6E4C13"},"pullRequestCount":1,"issueCount":4,"starsCount":11,"forksCount":9,"license":"Other","participation":[10,10,7,8,7,17,12,21,37,16,11,19,17,22,5,13,24,19,21,22,14,18,27,26,19,9,0,2,0,0,0,0,0,4,3,3,4,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-25T13:32:12.266Z"}},{"type":"Public","name":"core-v-cores","owner":"openhwgroup","isFork":false,"description":"CORE-V Family of RISC-V Cores","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":1,"starsCount":188,"forksCount":16,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-15T17:42:53.104Z"}},{"type":"Public","name":"cv-mesh","owner":"openhwgroup","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-13T00:16:03.781Z"}},{"type":"Public","name":".github","owner":"openhwgroup","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-09T03:07:55.900Z"}},{"type":"Public","name":"cva6-sdk","owner":"openhwgroup","isFork":false,"description":"CVA6 SDK containing RISC-V tools and Buildroot","allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":2,"issueCount":26,"starsCount":57,"forksCount":60,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-07T18:04:36.505Z"}},{"type":"Public","name":"core-v-mcu-devkit","owner":"openhwgroup","isFork":false,"description":"This is the CORE-V MCU DevKit project, hosting the open-source artifacts for the CORE-V MCU Development Kit.","allTopics":[],"primaryLanguage":{"name":"HTML","color":"#e34c26"},"pullRequestCount":0,"issueCount":1,"starsCount":13,"forksCount":7,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-31T22:16:01.228Z"}},{"type":"Public","name":"core-v-mcu","owner":"openhwgroup","isFork":false,"description":"This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.","allTopics":["microcontroller","riscv","systemverilog","openhwgroup"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":5,"issueCount":73,"starsCount":158,"forksCount":51,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-18T19:04:43.646Z"}},{"type":"Public","name":"riscv-ovpsim-corev","owner":"openhwgroup","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":1,"starsCount":11,"forksCount":4,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-15T14:49:40.180Z"}},{"type":"Public","name":"cv32e40s","owner":"openhwgroup","isFork":false,"description":"4 stage, in-order, secure RISC-V core based on the CV32E40P","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":1,"issueCount":1,"starsCount":124,"forksCount":22,"license":"Other","participation":[13,17,4,3,1,13,10,26,20,46,43,48,40,14,26,15,12,2,2,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-06T18:08:01.876Z"}}],"repositoryCount":59,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}