Skip to content
View sathvikr's full-sized avatar

Block or report sathvikr

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Verilog evaluation benchmark for large language model

SystemVerilog 161 22 Updated Aug 21, 2024

Verilog package manager written in Rust

Rust 116 10 Updated Sep 27, 2024

Veryl: A Modern Hardware Description Language

Rust 478 22 Updated Sep 29, 2024
C 977 37 Updated Sep 13, 2024

Enterprise verilog package manager due to popular request.

Rust 2 Updated Sep 23, 2024

The community's verilog module registry for VPM

SystemVerilog 5 Updated Aug 21, 2024
Verilog 6 Updated Aug 14, 2024