{"payload":{"header_redesign_enabled":false,"results":[{"id":"163329904","archived":false,"color":"#DAE1C2","followers":9,"has_funding_file":false,"hl_name":"semahawk/wishbone","hl_trunc_description":"Trying to learn Wishbone by implementing few master/slave devices","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":163329904,"name":"wishbone","owner_id":457908,"owner_login":"semahawk","updated_at":"2019-01-07T19:41:42.191Z","has_issues":true}},"sponsorable":false,"topics":["verilog","verilog-hdl","wishbone","wishbone-bus"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":51,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Asemahawk%252Fwishbone%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/semahawk/wishbone/star":{"post":"s-SOLLFkGmXcwWqjey8RuqFQbXK9RHgN2n2U1ZzCnSOKK4zDaGm3IejkcfsuIlgEJYleFSa4V3JPxShBLghZZg"},"/semahawk/wishbone/unstar":{"post":"ikJmznm_G1lJXssXezfyyzfprN_SdiqoPVAvn0QstjDwQy8ZskrMNS3CnSxYD1GDklSSP4I1TQegCQKpm3q3MQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"67uhhJV2ZHv18ZXTh-nYJOmRSXbCf6yvut7EklLJYdkaiO4bi5-Ik8A0yeRMERE_Vfwjoy_9T-flYjkxuesc5Q"}}},"title":"Repository search results"}