Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Support Ariane w/ PMP #65

Open
paulmnt opened this issue Oct 1, 2020 · 6 comments
Open

Support Ariane w/ PMP #65

paulmnt opened this issue Oct 1, 2020 · 6 comments
Assignees
Labels
bug Something isn't working help wanted Extra attention is needed

Comments

@paulmnt
Copy link
Member

paulmnt commented Oct 1, 2020

If bumping Ariane to include PMP support, we see a kernel panic when attempting to run init.

Moving discussion from #61

@paulmnt paulmnt added the bug Something isn't working label Oct 1, 2020
@paulmnt paulmnt self-assigned this Oct 1, 2020
@paulmnt paulmnt mentioned this issue Oct 1, 2020
@jctullos
Copy link

jctullos commented Oct 4, 2020

@paulmnt

So one thing I just had happen to me on another build, I had almost a similar error that we both saw in regards to the Init panic at the end. It's not exactly the same, but on my new error it references the same file: ld-2.26.so. After looking around, I realized the issue for this other processor was that I had built it for RV64IMAFDC, but in the DTS I passed RV64IMAC. There was a fix that someone referenced in: riscv-software-src/riscv-pk#166 that said the same thing, if they pass the wrong ISA to BBL/Linux, it causes the same issue.

I tried to look around at where ESP actually specifies the ISA when building the BBL/Linux, but I couldn't find anything concrete. Just a thought, it might be worth a look at the bootrom and see if passing just RV64IMAC doesn't have the same error. Maybe something isn't getting passed around there.

@davide-giri
Copy link
Member

davide-giri commented Oct 4, 2020

This is a good lead, thank you. Let me see if I find where the ISA gets passed when building BBL/Linux.

One place where the ISA definitely gets specified is the device tree. This is the line of Python specifying the ISA in the device tree.

utils/socmap/socmap_gen.py:    fp.write("      riscv,isa = \"rv64imafdc\";\n")

@jctullos
Copy link

jctullos commented Oct 4, 2020

Yeah, that was all I found. The ISA in the bbl build sets to a default value. I'm in progress of reprogramming my VCU118 back with the ESP build, and I've changed the DTS to rv64IMAC, I'll then see if it succeeds. It fixed the other processor that had the same problem.

@Kendidi
Copy link

Kendidi commented Oct 5, 2020

I wonder when we build code for FPGAs like VCU128, which of the following variants will be used?

esp/third-party/ariane/
esp/third-party/ariane/fpga/
esp/third-party/ariane/openpiton/
esp/soft/ariane/

@paulmnt
Copy link
Member Author

paulmnt commented Oct 5, 2020

@Kendidi we should try to keep issues separate by topic. I am replying to you on #66 but I can't mention you there, because you haven't posted on that issue yet.

@Kendidi
Copy link

Kendidi commented Oct 5, 2020

Thank you @paulmnt ! I wasn't sure where to post this at first. I apologize!

@davide-giri davide-giri added the help wanted Extra attention is needed label May 27, 2021
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
bug Something isn't working help wanted Extra attention is needed
Projects
None yet
Development

No branches or pull requests

4 participants