adders
Here are 9 public repositories matching this topic...
This repository focuses on designing and simulating logical circuits using Verilog HDL (Hardware Description Language) with the Icarus Verilog simulator.
-
Updated
Jul 15, 2024 - Verilog
design and tb for 32-bit kogge stone adder
-
Updated
Sep 18, 2023 - Verilog
Digital System Design Verilog Implementation
-
Updated
Feb 26, 2022 - Verilog
Collection of Adders such as Ripple Carry and Carry Look Ahead
-
Updated
Sep 5, 2024 - Verilog
-
Updated
Feb 1, 2023 - Verilog
An 8-bit multiplier is synthesized and simulated in Xilinx ISE using Verilog HDL. The multiplication is performed using Vedic Mathematics which is proved to consume less power and faster than conventional multipliers.
-
Updated
Jul 27, 2020 - Verilog
Improve this page
Add a description, image, and links to the adders topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the adders topic, visit your repo's landing page and select "manage topics."