asic
Here are 322 public repositories matching this topic...
Digital Signature Service : creation, extension and validation of advanced electronic signatures
-
Updated
Jun 6, 2024 - Java
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
-
Updated
Jun 27, 2024 - Python
VUnit is a unit testing framework for VHDL/SystemVerilog
-
Updated
Jun 25, 2024 - VHDL
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
-
Updated
Jun 7, 2024 - SystemVerilog
RISC-V CPU Core (RV32IM)
-
Updated
Sep 18, 2021 - Verilog
🖥️ A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
-
Updated
Jun 23, 2024 - VHDL
Haskell to VHDL/Verilog/SystemVerilog compiler
-
Updated
Jun 27, 2024 - Haskell
Cryptocurrency ASIC mining hardware monitor using a simple web interface
-
Updated
May 1, 2023 - Python
32-bit Superscalar RISC-V CPU
-
Updated
Sep 18, 2021 - Verilog
collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning
-
Updated
Feb 3, 2024
Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.
-
Updated
Feb 8, 2023 - Verilog
Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
-
Updated
Jun 27, 2024 - C
Improve this page
Add a description, image, and links to the asic topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the asic topic, visit your repo's landing page and select "manage topics."