# Seal5 Development & User Meeting

11.07.2024

### Agenda (11.07.2024)

- Sync on ongoing work
- Discuss Core-V Tablegen freeze
- RISC-V Summit Europe 2024
- Next meeting dates
  - Internal: 01.08.2024, 11:00 (Skype)
  - **Public:** 08.08.2024, 11:00 (Zoom)

### Ongoing work

- DLR
  - Intrinsics
    - Milestone: https://github.com/tum-ei-eda/seal5/milestone/7
  - CI/CD Infrastructure (GitLab → GitHub)
    - Milestone: <a href="https://github.com/tum-ei-eda/seal5/milestone/6">https://github.com/tum-ei-eda/seal5/milestone/6</a>
- TUM
  - Register Pairs (RV32)
    - o Related issue: https://github.com/tum-ei-eda/seal5/issues/43
  - Looking into porting support for MEM/BRANCH instructions
    - Assembly level support should be easy
    - Patterns unlikely to work with CDSL2LLVM
      - GlobaliSel does not support MEM patterns
      - Branches in CDSL can not be mapped to LLVM-IR
    - o Further: Tablegen limitations
      - Single-output patterns (does not work for incrementing loads)
    - Alternative: detect using Python (less generic and error-prone)
      - Hardcoded handling of addressing mode
      - Difficult to fuse with ALU-only head/tail instructions (ALU → Branch, Load → ALU, ALU → Store)
    - Related issues:
      - https://github.com/tum-ei-eda/seal5/issues/23
      - https://github.com/tum-ei-eda/seal5/issues/25

### Core-V Tablegen Pattern Freeze

- See issue: https://github.com/tum-ei-eda/seal5/issues/106
- Affected Instructions
  - CV MACUN (16 x 16 bit multiply + 32bit acc + right shift) → 33 bit intermediate result
  - CV MULURN (16 x 16 bit multiply + add(1 << (n-1)) + right shift)  $\rightarrow$  33 bit intermediate result
  - CV MULSRN
  - CV MACHHSN
  - CV MULHHURN
  - CV MACHHUN
  - CV MACSN
  - CV MULHHSRN
  - CV MACHHSRN
  - CV MACSRN
  - Most dot products...
  - Not affected: CV ADDN (32 x 32 bit addition + trunc to 32 bits + right shift)  $\rightarrow$  32 bit intermediate result
    - o Mismatch between MUL and ALU on RTL
    - o Core-V LLVM compiler uses truncating patterns for MAC/MUL
    - Needs more experiments

#### Next steps

- Test on newest version of LLVM
- Build minimal example to reproduce bug (MACUN? ADDN with carry? → Map to pseudo instr to drop dependency on Core-V LLVM)
- Find the reason for the freeze (endless loop?)
- Report bug to LLVM community
- Submit bugfix

### RISC-V Summit

### Seal5 at RV Summit

- Slides: <a href="https://riscv-europe.org/summit/2024/media/proceedings/plenary/Wed-12-15-Philipp-van-Kempen.pdf">https://riscv-europe.org/summit/2024/media/proceedings/plenary/Wed-12-15-Philipp-van-Kempen.pdf</a>
- Recording of Talk: <a href="https://www.youtube.com/watch?v=6NGjMO90RVM">https://www.youtube.com/watch?v=6NGjMO90RVM</a>
- Poster: <a href="https://riscv-europe.org/summit/2024/media/proceedings/posters/105\_poster.pdf">https://riscv-europe.org/summit/2024/media/proceedings/posters/105\_poster.pdf</a>
- Extended Abstract: N/A

# Other notes/questions?

• ...