Skip to content
View vdt's full-sized avatar
265 followers · 5.1k following

Achievements

Achievement: Arctic Code Vault ContributorAchievement: Starstruck

Achievements

Achievement: Arctic Code Vault ContributorAchievement: Starstruck

Highlights

Block or Report

Block or report vdt

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Lists (1)

Sort Name ascending (A-Z)
Sort by
Name ascending (A-Z) Name descending (Z-A) Newest Oldest Last updated
Beta Lists are currently in beta. Share feedback and report bugs.
Type: All
Language: SystemVerilog
Sort by: Most stars

Starred repositories

3 stars written in SystemVerilog
Clear filter

lowRISC / ibex

Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

SystemVerilog 1,302 500 Updated Jul 15, 2024

chipsalliance / Cores-VeeR-EH1

VeeR EH1 core

SystemVerilog 791 216 Updated May 29, 2023

hughperkins / VeriGPU

OpenSource GPU, in Verilog, loosely based on RISC-V ISA

SystemVerilog 717 80 Updated Jun 21, 2024

Starred topics

See all starred topics