-
Notifications
You must be signed in to change notification settings - Fork 0
/
kirsch_tb.vhd
203 lines (170 loc) · 6.19 KB
/
kirsch_tb.vhd
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
-------------------------------------------------------------------------------
-- kirsch_tb.vhd
-- test bench
-- This testbench reads a txt file and stores the values into a mem[m n]
-- array. It then passes the data to the main code.
-- Afterward it receives the results and stores them in a .ted file,
-- which contains one line for each pixel:
-- <edge> <dir> <row> <col>
--
-------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library std;
use std.textio.all;
use work.kirsch_synth_pkg.all;
use work.file_pkg.all;
use work.kirsch_unsynth_pkg.all;
entity kirsch_tb is
generic (
test_num : natural := 1;
result_suffix : string := "sim";
bubbles : natural := 3;
period : real := 20.0
);
end kirsch_tb;
architecture main of kirsch_tb is
--------------------------------------------------------------
-- names of test file, edge file, and direction file
constant test_str : string := integer'image(test_num);
constant image_name : string := "tests/test"& test_str &".txt";
constant result_name : string := "tests/res"& test_str &"_"& result_suffix;
constant latency_file : string := "latency.txt";
--------------------------------------------------------------
-- clock cycle
constant clk_period : time := period * 1 ns;
--------------------------------------------------------------
-- upper and lower bounds on indices for images
constant row_min : natural := image_ty'low(1);
constant row_max : natural := image_ty'high(1);
constant col_min : natural := image_ty'low(2);
constant col_max : natural := image_ty'high(2);
--------------------------------------------------------------
-- signals to interface to edge detector
signal clock : std_logic;
signal reset : std_logic;
signal in_valid : std_logic;
signal in_pixel : pixel_ty;
signal out_mode : mode_ty;
signal out_row : unsigned(7 downto 0);
signal out_valid : std_logic;
signal out_edge : std_logic;
signal out_dir : direction_ty;
--------------------------------------------------------------
-- 2-d arrays for images
signal image, -- initial image
edge_image, -- image of edges
dir_image : image_ty; -- image of directions
-----------------------------------------------------------------
begin
----------------------------------------------------
-- edge detector circuit
uut: entity work.kirsch port map
(i_clock => clock,
i_valid => in_valid,
i_pixel => std_logic_vector(in_pixel),
i_reset => reset,
o_valid => out_valid,
o_edge => out_edge,
direction_ty(o_dir) => out_dir,
mode_ty(o_mode) => out_mode,
unsigned(o_row) => out_row,
debug_key => (others => '0'),
debug_switch => (others => '0')
);
----------------------------------------------------
-- clock
process
begin
clock <= '0';
wait for clk_period/2;
clock <= '1';
wait for clk_period/2;
end process;
----------------------------------------------------
-- reset
process
begin
reset <= '1';
for i in 1 to 5 loop
wait until rising_edge(clock);
end loop;
reset <= '0';
wait;
end process;
----------------------------------------------------
-- read image data from file, then send to circuit
process
begin
in_valid <= '0';
image <= read_image( image_name );
report("XXXXXXXXXXXX reading image from "& image_name);
wait until rising_edge(clock);
wait until reset = '0';
wait until rising_edge(clock);
wait for clk_period/4;
for row_idx in row_min to row_max loop
for col_idx in col_min to col_max loop
wait for bubbles * clk_period;
in_valid <= '1';
in_pixel <= image(row_idx, col_idx);
wait for clk_period;
in_pixel <= (others => '0');
in_valid <= '0';
end loop;
end loop;
report("XXXXXXXXXXXX sent image");
wait;
end process;
----------------------------------------------------
-- Receive the output data from circuit.
-- Store edge data in edge_image and direction data in dir_image.
-- After done reading image, write edges and directions to files.
process
file edge_dir_file : text;
begin
--------------------------------------------
-- delay opening of file so that sim script has opportunity
-- to overwrite result_name
--
wait until rising_edge(clock);
file_open (edge_dir_file, result_name &".ted" , write_mode );
--------------------------------------------
for row_idx in row_min+1 to row_max-1 loop
for col_idx in col_min+1 to col_max-1 loop
wait until rising_edge(clock);
while out_valid /= '1' loop
wait until rising_edge(clock);
end loop;
write_edge_dir( edge_dir_file,
out_edge, out_dir, row_idx, col_idx );
end loop;
end loop;
report("XXXXXXXXXXXX got image");
wait;
end process;
----------------------------------------------------
-- count latency after done sending pixels
process
variable latency : natural := 0;
begin
------------------------------------------
wait until reset = '1';
wait until reset = '0';
for pix_count in 1 to (row_max - row_min + 1) * 2 + 3 loop
wait until in_valid = '1';
end loop;
------------------------------------------
latency := 0;
report "latency begin wait";
while out_valid /= '1' loop
wait until rising_edge(clock);
report "latency waiting";
latency := latency + 1;
end loop;
report "latency = "& integer'image(latency-1);
write_file( latency_file, "latency is " & integer'image(latency-1) );
wait;
end process;
end main;