Design Verification Engineer - MERL | UVM | RISC V | System Verilog | OOP | FPGA | ASIC | Hardware | Verification | Semiconductors | VLSI | SoC | Open source
-
Microelectronics Research Laboratory - MERL
- Karachi, Pakistan
- https://www.linkedin.com/in/auringzaib-sabir/
Block or Report
Block or report AuringzaibSabir
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abuseSearch results
0 open and 0 closed projects found.-
There aren't any projects yet