Skip to content
View HHHZO's full-sized avatar
🎯
Focusing
🎯
Focusing
Block or Report

Block or report HHHZO

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Breakout to sense smoke, SpO2, Pulse Detection, as well as airborne particles.

C++ 36 26 Updated Feb 15, 2018

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 6,661 499 Updated Jun 14, 2024

An HLS based winograd systolic CNN accelerator

C++ 45 6 Updated Jul 18, 2021

A FPGA Based CNN accelerator, following Google's TPU V1.

C++ 111 38 Updated Jul 25, 2019

Code for MobiCom paper 'TinyML-CAM: 80 FPS Image Recognition in 1 Kb RAM'

Jupyter Notebook 238 19 Updated Oct 18, 2022

Matrix Operation Library for FPGA https://xilinx.github.io/gemx/

C++ 62 21 Updated Nov 7, 2019

A scalable High-Level Synthesis framework on MLIR

MLIR 207 44 Updated May 15, 2024

This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model architecture.

Python 27 6 Updated Sep 4, 2023

Vitis_Accel_Examples

Makefile 485 203 Updated Jul 4, 2024

Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.

C++ 291 50 Updated Mar 15, 2022

MATLAB simulator for the Robotarium!

HTML 93 51 Updated Mar 10, 2023

Vitis In-Depth Tutorials

C 1,133 541 Updated Jul 8, 2024

Deep and online learning with spiking neural networks in Python

Python 1,183 205 Updated Jun 25, 2024

Pure python implementation of SNN

Python 994 285 Updated Jul 29, 2022

Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro

Tcl 780 180 Updated Jun 24, 2024
Verilog 6 1 Updated Jul 20, 2020

Code for the paper "PortraitNet: Real-time portrait segmentation network for mobile device" @ CAD&Graphics2019

Jupyter Notebook 283 60 Updated Aug 13, 2019

Dataflow QNN inference accelerator examples on FPGAs

Jupyter Notebook 164 56 Updated Jul 9, 2024

FPGA Games Gathered from GitHub in one place

LLVM 15 2 Updated Aug 19, 2022

Verilog implementation of the classic arcade game Space Invaders for the Zedboard FPGA board

VHDL 38 14 Updated Mar 5, 2018

deep learning for image processing including classification and object-detection etc.

Python 21,694 7,819 Updated Jul 8, 2024

这是各个主干网络分类模型的源码,可以用于训练自己的分类模型。

Python 363 71 Updated Nov 6, 2022

FPGA Based Platformer Video Game

Verilog 37 7 Updated Nov 22, 2016

FPGA

VHDL 109 97 Updated Apr 1, 2020

(Minimalism Style) Powered by Jekyll, based on the Minimal Mistakes theme and Jason Ansel's website

CSS 442 617 Updated May 20, 2024

Control WS2812B and many more types of digital RGB LEDs with an ESP8266 or ESP32 over WiFi!

C++ 14,263 3,037 Updated Jul 10, 2024

YOLOv4 / Scaled-YOLOv4 / YOLO - Neural Networks for Object Detection (Windows and Linux version of Darknet )

C 21,576 7,944 Updated Jun 28, 2024

Implement vgg16 model by ARM Compute Library

C++ 30 14 Updated Jun 20, 2019
Next