Skip to content

Issues: SpinalHDL/NaxRiscv

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
39 Open 62 Closed
39 Open 62 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

json2dts issue
#65 opened Nov 9, 2023 by Renemiess
[BUG] A trap is triggered when the pmpcfg register is read by csrr
#110 opened Jun 28, 2024 by Bill94l
[help] java 18 support
#8 opened Jun 24, 2022 by openRV
1
NaxRiscv Extensions
#22 opened Feb 23, 2023 by YiminGao0113
1
Memory address level traces
#35 opened Jun 23, 2023 by Pavitra07
1
Default branch direction prediction should be TAKEN (currently NOT TAKEN)
#79 opened Jan 30, 2024 by ronan-lashermes
1
Read a sram that is changed by other host
#90 opened Apr 8, 2024 by zyn810039594
1
Changing Naxriscv instructions - command
#92 opened Apr 10, 2024 by mdmriscv
1
Maximum supported frequency of riscv
#21 opened Feb 12, 2023 by ducdracaena
2
How to change to write through DCache and invalidate from NOC
#24 opened Mar 12, 2023 by franktaTian
2
L1/L2 cache and integration with CPU pipeline
#91 opened Apr 8, 2024 by SoCSavant
2
Does NaxRiscv update mtval after trap illegal_inst?
#107 opened May 31, 2024 by zhangkanqi
2
[ help ] ExecuteUnitDemo and custom operator
#6 opened Apr 12, 2022 by dreamflyings
3
Different behavior compared to spike when accessing an invalid address
#12 opened Sep 23, 2022 by mmxsrup
3
Cannot synthesize in Vivado
#19 opened Jan 13, 2023 by ducdracaena
3
Some Riscv-Tests Can't Pass
#39 opened Jul 10, 2023 by xie-1399
3
threshold of maxiumum count of Naxcore that can be possible to simulate ?
#62 opened Nov 6, 2023 by SoCSavant
3
riscv tests with virtual memory enabled fail
#83 opened Feb 23, 2024 by Bill94l
3
Some guidance on better timing
#89 opened Apr 6, 2024 by tristanitschner
3
Error in implementation of SRAW and SRAIW instructions
#95 opened Apr 12, 2024 by Nanotrust
3
Request for Guidance: Starting with a Minimal Framework
#71 opened Dec 27, 2023 by skylayer
4
Use IDEA build NaxRiscv occurs error
#3 opened Mar 9, 2022 by djcmaster123
5
Linux dts/dtb instructions
#20 opened Feb 2, 2023 by AEW2015
5
L2 cache writeback Counter of specific core
#61 opened Nov 4, 2023 by SoCSavant
5
Mark framebuffer as non-cacheable
#74 opened Jan 11, 2024 by egorxe
5
ProTip! Mix and match filters to narrow down what you’re looking for.