Skip to content

Issues: SpinalHDL/NaxRiscv

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
39 Open 62 Closed
39 Open 62 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

[BUG] A trap is triggered when the pmpcfg register is read by csrr
#110 opened Jun 28, 2024 by Bill94l updated Jun 28, 2024
about litex and dhrystone
#96 opened Apr 30, 2024 by duanjiulon updated Jun 13, 2024
37
Does NaxRiscv update mtval after trap illegal_inst?
#107 opened May 31, 2024 by zhangkanqi updated May 31, 2024
2
how to run a nax_core with a AXI4 interface
#81 opened Feb 23, 2024 by duanjiulon updated Apr 25, 2024
13
Some guidance on better timing
#89 opened Apr 6, 2024 by tristanitschner updated Apr 20, 2024
3
Request for Guidance: Starting with a Minimal Framework
#71 opened Dec 27, 2023 by skylayer updated Apr 19, 2024
4
Error in implementation of SRAW and SRAIW instructions
#95 opened Apr 12, 2024 by Nanotrust updated Apr 12, 2024
3
Changing Naxriscv instructions - command
#92 opened Apr 10, 2024 by mdmriscv updated Apr 11, 2024
1
L1/L2 cache and integration with CPU pipeline
#91 opened Apr 8, 2024 by SoCSavant updated Apr 11, 2024
2
Read a sram that is changed by other host
#90 opened Apr 8, 2024 by zyn810039594 updated Apr 9, 2024
1
cache_throttling && dirty evicts counting.
#87 opened Mar 11, 2024 by SoCSavant updated Mar 26, 2024
10
riscv tests with virtual memory enabled fail
#83 opened Feb 23, 2024 by Bill94l updated Mar 4, 2024
3
[BUG] CSR write verification error in the Verilator wrapper
#78 opened Jan 26, 2024 by Bill94l updated Feb 26, 2024
5
Default branch direction prediction should be TAKEN (currently NOT TAKEN)
#79 opened Jan 30, 2024 by ronan-lashermes updated Jan 30, 2024
1
NaxRiscv running custom test cases prompts FAILURE ???
#72 opened Jan 3, 2024 by LMiaoH updated Jan 17, 2024
9
Mark framebuffer as non-cacheable
#74 opened Jan 11, 2024 by egorxe updated Jan 12, 2024
5
Failing to reproduce the NaxRiscv/Debian setup
#69 opened Nov 15, 2023 by newinnovations updated Dec 15, 2023
25
naxriscv boot on tang_primer 20k
#64 opened Nov 9, 2023 by 54o8 updated Nov 25, 2023
16
L2 cache writeback Counter of specific core
#61 opened Nov 4, 2023 by SoCSavant updated Nov 14, 2023
5
threshold of maxiumum count of Naxcore that can be possible to simulate ?
#62 opened Nov 6, 2023 by SoCSavant updated Nov 10, 2023
3
json2dts issue
#65 opened Nov 9, 2023 by Renemiess updated Nov 9, 2023
integrating both L2 cache miss counter and throttle
#58 opened Oct 29, 2023 by SoCSavant updated Nov 6, 2023
39
compiling code with updated codes
#55 opened Oct 26, 2023 by SoCSavant updated Oct 31, 2023
16
Whole Soc Component like the Vexriscv
#51 opened Oct 17, 2023 by xie-1399 updated Oct 25, 2023
6
Performance counters and custom opensbi
#40 opened Jul 25, 2023 by denishoornaert updated Aug 9, 2023
7
ProTip! Adding no:label will show everything without a label.