Skip to content
View Xiangyangjun's full-sized avatar
  • ustc
  • Hefei Anhui China

Block or report Xiangyangjun

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. traffic-light-xml traffic-light-xml Public

    使用uppaal软件实现基于交通灯的自动机

    3 1

  2. riscv_xiang riscv_xiang Public

    Verilog 2

  3. RISC_V-multicycle RISC_V-multicycle Public

    Forked from fox6666/RISC_V-multicycle

    基于RISC_V指令集架构实现的一个多周期CPU

    Verilog 1

  4. USTCRVSoC USTCRVSoC Public

    Forked from WangXuan95/USTC-RVSoC

    一个用 SystemVerilog 编写的,RISC-V 架构的 CPU + SoC

    SystemVerilog 1

  5. PipeCNN PipeCNN Public

    Forked from fox6666/PipeCNN

    An OpenCL-based FPGA Accelerator for Convolutional Neural Networks

    C++

  6. VGA-FPGA VGA-FPGA Public

    Forked from fox6666/VGA-FPGA

    存储器与显示控制器

    VHDL