![:octocat: :octocat:](https://github.githubassets.com/images/icons/emoji/octocat.png)
-
IIIT Hyderabad
- Hyderabad, India
-
09:12
(UTC +05:30) - adithyasunil26.github.io
- https://orcid.org/0000-0003-3008-6522
- in/adithyasunil26
Highlights
Block or Report
Block or report adithyasunil26
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abuse-
homebrew-cask Public
Forked from Homebrew/homebrew-cask🍻 A CLI workflow for the administration of macOS applications distributed as binaries
Ruby BSD 2-Clause "Simplified" License UpdatedJun 30, 2024 -
CMOS-Digital-Design Public
Files from CMOS Digital Design Tutorials
-
-
homebrew-cask-bump Public
Python script to run livecheck and bump-cask-pr for new versions of casks
Python UpdatedApr 30, 2024 -
riscvy Public
5 stage pipelined RISC-V processor with forwarding, stalling and flushing
-
sscs-ose-code-a-chip.github.io Public
Forked from sscs-ose/sscs-ose-code-a-chip.github.ioIEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)
Jupyter Notebook Apache License 2.0 UpdatedApr 15, 2024 -
-
-
2.87GHz-MWG-MPW5 Public
2.87 GHz microwave signal generator in SKY130
-
homebrew-formula-bump Public
Python script to run livecheck and bump-formula-pr for new versions of formulas
Python UpdatedNov 28, 2023 -
OpenFASOC Public
Forked from idea-fasoc/OpenFASOCFully Open Source FASOC generators built on top of open-source EDA tools
Python Apache License 2.0 UpdatedMay 31, 2023 -
-
-
-
ubisoft-laforge-daft-exprt Public
Forked from ubisoft/ubisoft-laforge-daft-exprtPyTorch Implementation of Daft-Exprt: Robust Prosody Transfer Across Speakers for Expressive Speech Synthesis
Python Apache License 2.0 UpdatedApr 12, 2022 -
-
-
-
basejump_stl Public
Forked from bespoke-silicon-group/basejump_stlBaseJump STL: A Standard Template Library for SystemVerilog
Verilog Other UpdatedJan 11, 2022 -
-
CMOS-frequency-synthesizer-SKY130 Public
Forked from efabless/caravel_user_project_analog -
Ring_oscillator_sky130 Public
Forked from efabless/caravel_user_projecthttps://caravel-user-project.readthedocs.io
Verilog Apache License 2.0 UpdatedDec 28, 2021 -
-
Fusesoc-Parameter-Sweeper Public
Sweeping parameters for a FuseSoC target
Python UpdatedDec 16, 2021 -
xschem Public
Forked from StefanSchippers/xschemA schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.
C Other UpdatedDec 10, 2021 -
-
-
CCIoT-Not-A-Helmet Public
IoT system with dashboard for monitoring working conditions in mines and alerting workers in emergencies.
HTML MIT License UpdatedOct 10, 2021 -
basejump_stl_alu Public
Core created as a proof of concept for BaseJump STL integration into FuseSoC. Simple ALU with an SRAM generated by bsg_fakeram.
Verilog UpdatedAug 30, 2021 -
bsg_fakeram_generator Public
FuseSoC generator for BSG fakeram generator
Python UpdatedAug 30, 2021