Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

UCM2: Intel: sof-hda-dsp: Control SOF processing from UCM #419

Commits on May 30, 2024

  1. UCM2: Add sample SOF processing configuration blobs

    The example set contains passthrough configuration blobs with SOF IPC3
    and IPC4 headers for DRC, FIR, and IIR. A few high-pass configurations
    are added for IIR to be used e.g. for speakers. A DRC blob is added
    that can be used to boost speaker playback loudness.
    
    The blobs are all in binary format.
    
    Signed-off-by: Seppo Ingalsuo <seppo.ingalsuo@linux.intel.com>
    singalsu committed May 30, 2024
    Configuration menu
    Copy the full SHA
    0787302 View commit details
    Browse the repository at this point in the history
  2. UCM2: SOF: Add example blobs customization for AAEON UPX-TGL01 board

    This example shows how to define IIR, FIR, and DRC processing for
    speaker and headphone endpoints.
    
    Signed-off-by: Seppo Ingalsuo <seppo.ingalsuo@linux.intel.com>
    singalsu committed May 30, 2024
    Configuration menu
    Copy the full SHA
    eabdf9f View commit details
    Browse the repository at this point in the history

Commits on May 31, 2024

  1. UCM2: Intel: sof-hda-dsp: Control SOF processing from UCM

    This patch adds to Intel/sof-hda-dsp/HiFi.conf inclusion of
    HiFi-sof.conf that by redefine of headphone and speaker handling
    adds to UCM control of DRC and EQ SOF processing components.
    
    The modified setting are applied in case of SOF processing
    components' controls are detected. There is no change to operation
    if no controls are present e.g. with legacy SOF topology.
    
    If DRC control is found, it is assumed that also FIR and IIR
    also exist. If there is no DRC but FIR is found, then it is assumed
    that IIR also exists. This matches SOF FW builds for IPC3 (FIR, IIR)
    and IPC4 (DRC, FIR, IIR). The controls names are different in IPC3
    and IPC4 topologies. Also the configuration blobs differ.
    
    The speaker mode is by default set up with 100 Hz high-pass IIR. The
    DRC is set to a default speaker setting that boosts playback loudness.
    The FIR is bypassed.
    
    In the headphone mode all the processing is set to bypass and DRC
    switch is set off.
    
    The processing can be customized for products with UCM scripts placed
    into blobs/sof/product_configs. The file path should be
    <sys_vendor>/<product_name>.conf from DMI ID. An user configuration can
    be similarly placed into blobs/sof/user_configs directory to e.g. avoid
    it being overwritten by distribution.
    
    Signed-off-by: Seppo Ingalsuo <seppo.ingalsuo@linux.intel.com>
    singalsu committed May 31, 2024
    Configuration menu
    Copy the full SHA
    a50f7d9 View commit details
    Browse the repository at this point in the history