Skip to content
View awfeequdng's full-sized avatar
Block or Report

Block or report awfeequdng

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

Showing results

C library for creating network packages, wireshark compatible, primarily for testing network layer RTL.

C 1 2 Updated Dec 24, 2023

RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.

Tcl 11 5 Updated Jan 2, 2024

Fake nasdaq server C library used in testing FPGA HFT project

C 1 3 Updated Nov 20, 2023

RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.

C 21 10 Updated Dec 24, 2023

The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, order matching engine, custom IP core, and risk management modul…

Verilog 31 4 Updated Apr 25, 2024

RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.

Verilog 13 11 Updated Jan 10, 2024

ExaNIC drivers, utilities and development libraries

C 130 79 Updated May 24, 2024

AMD TCPDirect ultra low latency kernel bypass TCP and UDP implementation for AMD Solarflare network adapters, to be used with corresponding versions of Onload®️ at https://github.com/Xilinx-CNS/onl…

C 10 11 Updated Jul 1, 2024

100 Gbps TCP/IP stack for Vitis shells

C++ 173 70 Updated Apr 23, 2024

Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern heterogeneous platforms.

SystemVerilog 1 Updated Apr 24, 2024

Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern heterogeneous platforms.

SystemVerilog 188 56 Updated May 3, 2024

Software to automate the management and configuration of any infrastructure or application at scale. Get access to the Salt software package repository here:

Python 13,979 5,470 Updated Jul 1, 2024

A compiler, optimizer and executor for financial expressions and factors

Python 58 21 Updated Jun 25, 2024
Jupyter Notebook 77 15 Updated May 23, 2024

A revised version of NanoLog which writes human readable log file, and is easier to use.

C++ 36 18 Updated Dec 15, 2021

Nanolog is an extremely performant nanosecond scale logging system for C++ that exposes a simple printf-like API.

C++ 2,442 323 Updated Mar 4, 2024

Simple Binary Encoding (SBE) - High Performance Message Codec

Java 3,042 517 Updated Jun 30, 2024

CME order managment iLink3 codec

C++ 7 2 Updated May 24, 2024

A simple CME exchange simulator using the ilink 3 protocol.

C++ 12 3 Updated May 15, 2020

Icarus Verilog

C++ 2,713 513 Updated Jun 30, 2024

cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python

Python 1,681 488 Updated Jul 1, 2024

Ethernet switch implementation written in Verilog

Python 37 6 Updated Jun 13, 2023

Ultra fast and low latency asynchronous socket server & client C++ library with support TCP, SSL, UDP, HTTP, HTTPS, WebSocket protocols and 10K connections problem solution

C++ 1,365 282 Updated Mar 9, 2024

Open source FPGA-based NIC and platform for in-network compute

Verilog 1,541 384 Updated May 22, 2024

A DPDK repo with Corundum driver

C 24 13 Updated Aug 1, 2022

Parallel Programming for FPGAs -- An open-source high-level synthesis book

TeX 760 142 Updated May 15, 2024

交易模块

Python 2,949 681 Updated May 13, 2024
Next