Block or Report
Block or report awfeequdng
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abuseLanguage
Sort by: Recently starred
Starred repositories
C library for creating network packages, wireshark compatible, primarily for testing network layer RTL.
RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.
Fake nasdaq server C library used in testing FPGA HFT project
RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.
The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, order matching engine, custom IP core, and risk management modul…
RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.
ExaNIC drivers, utilities and development libraries
AMD TCPDirect ultra low latency kernel bypass TCP and UDP implementation for AMD Solarflare network adapters, to be used with corresponding versions of Onload®️ at https://github.com/Xilinx-CNS/onl…
100 Gbps TCP/IP stack for Vitis shells
awfeequdng / Coyote
Forked from fpgasystems/CoyoteFramework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern heterogeneous platforms.
Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern heterogeneous platforms.
Software to automate the management and configuration of any infrastructure or application at scale. Get access to the Salt software package repository here:
A compiler, optimizer and executor for financial expressions and factors
A revised version of NanoLog which writes human readable log file, and is easier to use.
Nanolog is an extremely performant nanosecond scale logging system for C++ that exposes a simple printf-like API.
Simple Binary Encoding (SBE) - High Performance Message Codec
A simple CME exchange simulator using the ilink 3 protocol.
cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
Ethernet switch implementation written in Verilog
Ultra fast and low latency asynchronous socket server & client C++ library with support TCP, SSL, UDP, HTTP, HTTPS, WebSocket protocols and 10K connections problem solution
Open source FPGA-based NIC and platform for in-network compute
Parallel Programming for FPGAs -- An open-source high-level synthesis book