Skip to content
View bugls's full-sized avatar
Block or Report

Block or report bugls

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. srs srs Public

    Forked from ossrs/srs

    SRS is a RTMP/HLS/WebRTC/SRT/GB28181 streaming cluster, high efficiency, stable and simple.

    C++

  2. explorer explorer Public

    Forked from litecoincash-project/explorer

    An open source block explorer

    JavaScript

  3. OpenROAD OpenROAD Public

    Forked from The-OpenROAD-Project/OpenROAD

    OpenROAD's unified application implementing an RTL-to-GDS Flow

    Verilog

  4. Worldcoin Worldcoin Public

    C++

  5. wujian100_open wujian100_open Public

    Forked from XUANTIE-RV/wujian100_open

    IC design and development should be faster,simpler and more reliable

    Verilog

  6. 32-Verilog-Mini-Projects 32-Verilog-Mini-Projects Public

    Forked from sudhamshu091/32-Verilog-Mini-Projects

    Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip …

    Verilog