chipsalliance chisel · Discussions · GitHub

For non-English speaking users | 致中文用户 | 日本のユーザーの皆様へ
Announcements sequencer

Sort by: Latest activity

Discussions

You must be logged in to vote

How to use <> for Seq

oharboe started Aug 9, 2024 in General · Closed

12
You must be logged in to vote

Is there any getting started contributing instructions for using Mill?

lihaoyi started Jul 31, 2024 in General

8
You must be logged in to vote

chisel-example using mill?

kodakrome asked May 23, 2024 in Q&A · Unanswered

3
You must be logged in to vote

ChiselSim status

iamavolk asked Apr 30, 2024 in Q&A · Unanswered

0
You must be logged in to vote

How to emit vcd file when using chisel3.simulator for testing?

longfangsong asked Mar 30, 2024 in Q&A · Answered

4
You must be logged in to vote

Features of the new ChiselSim

rameloni started Feb 28, 2024 in General · Closed

1
You must be logged in to vote

Setup instructions refer to non-existent file.

ttdoucet started Jan 31, 2024 in General

2
You must be logged in to vote

chiseltest for 5.1.0 in README

kazutomo started Jan 17, 2024 in General

4
You must be logged in to vote

don't know the value of args of 'emitSystemVerilog'

Rogerskelamen asked Oct 19, 2023 in Q&A · Unanswered

2
You must be logged in to vote

emitSystemVerilog in 5.0.0

kazutomo asked Dec 31, 2023 in Q&A · Answered

3
You must be logged in to vote

--split-verilog problem in chisel 5.0

mingerfan asked Sep 6, 2023 in Q&A · Unanswered

0
You must be logged in to vote

Will Chisel add support for Scala3 ? (Chisel是否会加入对Scala3的支持?)

SDTEFU asked Jan 13, 2023 in Q&A · Unanswered

0
You must be logged in to vote

DevMeeting - 2021-08-10/11

jackkoenig started Aug 13, 2021 in Dev Meetings Recording

1
You must be logged in to vote

RegEnable implementation is correct but misleading?

mj6363 started Jul 26, 2022 in General

0
You must be logged in to vote

How to generate memory model correctly?

whutddk asked Jul 2, 2022 in Q&A · Unanswered

0
You must be logged in to vote

How to dynamically generate a Bundle that contains only outputs from a given Bundle?

larluc asked Mar 14, 2022 in Q&A · Answered

1
You must be logged in to vote

Are there available DRAM and PCIe modules/libraries in chisel?

hiratz asked Jan 1, 2022 in Q&A · Answered

5
You must be logged in to vote

when run "sbt compile", then occur a error: object Driver is not a member of package firrtl

athurwo started Nov 28, 2021 in General

1
You must be logged in to vote

Welcome Outreachy Candidates!

mwachs5 started Oct 10, 2021 in General

66
You must be logged in to vote

What is the difference between the Firrtl option -X and -E ?

itviewer asked Nov 3, 2021 in Q&A · Answered

6
You must be logged in to vote

How can a subclass module add a new io to the original io of the parent class module?(请问子类module如何在父类module原有的io基础上增加新的io？)

ddxoxpp asked Oct 31, 2021 in Q&A · Unanswered

11
You must be logged in to vote

Chisel 3.5 Release Candidate 1

chick announced Sep 24, 2021 in Announcements

0
You must be logged in to vote

DevMeeting - 2021-08-30/31

jackkoenig started Sep 5, 2021 in Dev Meetings Recording

0
You must be logged in to vote

DevMeeting - 2021-08-23/24

jackkoenig started Sep 5, 2021 in Dev Meetings Recording

0
You must be logged in to vote

Apply as a Community to Outreachy Internship Program?

mwachs5 started Aug 28, 2021 in General

1