forked from ansible/ansible
-
Notifications
You must be signed in to change notification settings - Fork 0
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
prepapre_vmware_tests: add a common vars file
Add a new file to record the variables that are shared with the two scenarios (real_lab and vcsim). The goal is to reduce the the amount of boilerplate configuration from a user perspective.
- Loading branch information
Showing
4 changed files
with
20 additions
and
27 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -1,6 +1,11 @@ | ||
--- | ||
|
||
- name: load vmware common vars | ||
include_vars: | ||
file: common.yml | ||
|
||
- when: vcsim is not defined | ||
import_tasks: init_real_lab.yml | ||
include_tasks: init_real_lab.yml | ||
|
||
- when: vcsim is defined | ||
import_tasks: init_vcsim.yml | ||
include_tasks: init_vcsim.yml |
12 changes: 12 additions & 0 deletions
12
test/integration/targets/prepare_vmware_tests/vars/common.yml
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,12 @@ | ||
--- | ||
dc1: DC0 | ||
ccr1: DC0_C0 | ||
ds1: LocalDS_0 | ||
ds2: LocalDS_1 | ||
f0: F0 | ||
switch1: switch1 | ||
esxi1: '{{ esxi_hosts[0] }}' | ||
esxi2: '{{ esxi_hosts[1] }}' | ||
esxi3: '{{ esxi_hosts[2] }}' | ||
dvswitch1: DVS0 | ||
esxi_user: root |
16 changes: 1 addition & 15 deletions
16
test/integration/targets/prepare_vmware_tests/vars/real_lab.yml
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
10 changes: 0 additions & 10 deletions
10
test/integration/targets/prepare_vmware_tests/vars/vcsim.yml
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters