Skip to content
View emincilm's full-sized avatar
💭
I may be slow to respond.
💭
I may be slow to respond.
Block or Report

Block or report emincilm

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
emincilm/README.md

Hi 👋, I'm Mehmet Emin

A passionate digital design developer from Türkiye

emincilm

emincilm

  • 🔭 I’m currently working on RVfpga

  • 🌱 I’m currently learning LLVM,UVM, SystemVerilog

  • 👯 I’m looking to collaborate on OpenLane

  • 🤝 I’m looking for help with OpenRAM

  • 💬 Ask me about Verilog,C,C++,Python,RISC-V

  • 📫 How to reach me emincilm@gmail.com

Connect with me:

https://www.linkedin.com/in/emincilm/

Languages and Tools:

arduino c cplusplus git linux matlab mysql python qt rust

emincilm

 emincilm

emincilm

Popular repositories Loading

  1. Machine-Learning-Bootcamp Machine-Learning-Bootcamp Public

    Miuul Makine Öğrenmesi Yaz Kampı

    Python 2

  2. RV32I RV32I Public

    RISC-V RV32I SINGLE CYCLE CPU

    Verilog

  3. RV32I-5stage RV32I-5stage Public

    RISC-V RV32I 5 STAGE CPU

    Verilog

  4. emincilm emincilm Public

  5. Communication-Engineering-Lab Communication-Engineering-Lab Public

    Principle-of-Communication-Engineering-Lab with Matlab

    MATLAB

  6. C-Pointers C-Pointers Public

    C