This repository contains multiple Designs. Most of the designs based on SoC Peripherals and AI Algorithms. Written in Verilog and System Verilog
-
Notifications
You must be signed in to change notification settings - Fork 0
Soc Research Designs
License
jayaram1302/SocDesigns
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
About
Soc Research Designs
Topics
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published