Skip to content
View mukilan's full-sized avatar

Sponsoring

@samaaron

Organizations

@Igalia @servo

Block or report mukilan

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Beta Lists are currently in beta. Share feedback and report bugs.

Starred repositories

Showing results

Free collection of hardware modules written in Verilog for FPGAs and embedded systems.

Verilog 150 17 Updated Sep 29, 2024

Lightning-fast and Powerful Code Editor written in Rust

Rust 34,302 1,019 Updated Oct 5, 2024

Easy dependency management for Nix projects

Haskell 1,580 77 Updated Oct 3, 2024

A complete harfbuzz's shaping algorithm port to Rust

Rust 544 36 Updated Oct 4, 2024

VS Code based debugger for hardware designs in Amaranth or Verilog

TypeScript 28 1 Updated Sep 20, 2024

Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains

Makefile 144 34 Updated Sep 10, 2024

Functional verification project for the CORE-V family of RISC-V cores.

Assembly 430 219 Updated Sep 24, 2024

RSD: RISC-V Out-of-Order Superscalar Processor

SystemVerilog 981 98 Updated Sep 4, 2024

Wasm Analysis Framework For Lightweight Experiments

Rust 34 Updated Sep 12, 2024

A Linux-capable RISC-V multicore for and by the world

SystemVerilog 599 178 Updated Oct 4, 2024

Working Draft of the RISC-V J Extension Specification

Makefile 162 17 Updated Oct 3, 2024

Common SystemVerilog components

SystemVerilog 501 141 Updated Oct 4, 2024

The OpenPiton Platform

Assembly 629 212 Updated Jul 30, 2024

BaseJump STL: A Standard Template Library for SystemVerilog

SystemVerilog 506 97 Updated Oct 4, 2024

Chisel RISC-V Vector 1.0 Implementation

Assembly 43 3 Updated Oct 4, 2024

SCR1 is a high-quality open-source RISC-V MCU core in Verilog

SystemVerilog 844 271 Updated Sep 26, 2024

A minimal Linux-capable 64-bit RISC-V SoC built around CVA6

Verilog 185 40 Updated Oct 2, 2024

Apache NuttX RTOS for PinePhone

Zig 88 7 Updated Oct 5, 2024

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 6,967 522 Updated Aug 18, 2024

An open source GPU based off of the AMD Southern Islands ISA.

Verilog 1,037 237 Updated Sep 25, 2017

A lightweight, memory-protected, message-passing kernel for deeply embedded systems.

Rust 2,965 169 Updated Oct 3, 2024

A secure embedded operating system for microcontrollers

Rust 5,380 690 Updated Oct 4, 2024

A modern supercompiler for call-by-value functional languages

OCaml 367 6 Updated Oct 3, 2024

GPGPU supporting RISCV-V, developed with verilog HDL

Verilog 59 10 Updated Aug 16, 2024

RISC-V Debug Support for our PULP RISC-V Cores

SystemVerilog 218 72 Updated Aug 15, 2024

Working Draft of the RISC-V Debug Specification Standard

Python 454 92 Updated Sep 12, 2024

😎 Curated list of awesome resources on Compilers, Interpreters and Runtimes

8,851 644 Updated May 26, 2024

a language for fast, portable data-parallel computation

C++ 5,861 1,068 Updated Oct 1, 2024

Keystone assembler framework: Core (Arm, Arm64, Hexagon, Mips, PowerPC, Sparc, SystemZ & X86) + bindings

C++ 2,274 454 Updated Sep 3, 2024
Next