Skip to content

parisnew/MiSTeX-ports

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

MiSTeX

Usage example for Menu core:

echo export PATH="/opt/intelFPGA_lite/17.1/quartus/bin:$PATH"
# python3 [path_to_board_definition.py] [core_name]
python3 mistex_boards/terasic_deca_retro_cape.py Menu

Note: You can use an up to date quartus for Intel based development boards, unlike MiSTer. For Xilinx based boards, you need a recent Vivado version installed.

You will need to have the LiteX python packages installed though pip3 install litex and follow LiteX installation guide from https://github.com/enjoy-digital/litex/wiki/Installation

About

FPGA board support and core ports for MiSTeX

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 48.1%
  • VHDL 27.7%
  • SystemVerilog 15.6%
  • Tcl 5.0%
  • Python 2.9%
  • C 0.7%