Skip to content
View rutucharya's full-sized avatar
5 followers · 6 following

Block or report rutucharya

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
rutucharya/README.md

Hi there 👋

  • 👩‍🎓 I’m currently a student at Silicon Institute of Technology.
  • 🌱 I’m learning VLSI, Python and Circuit Designing.
  • 💬 Talks about VLSI and Electronics.
  • 📫 How to reach me: rutucharya221040@gmail.com
  • 😄 Pronouns: Extrovert

Popular repositories Loading

  1. 32-Verilog-Mini-Projects 32-Verilog-Mini-Projects Public

    Forked from sudhamshu091/32-Verilog-Mini-Projects

    Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip …

    Verilog 1 1

  2. School-Management-System School-Management-System Public

    School Management System using Python Programming

  3. 15VLSI7T 15VLSI7T Public

    Forked from silicon-vlsi/15VLSI7T

    VLSI Design Course for 7th Sem AEI, 2020

    C++

  4. magic-inverter magic-inverter Public

    Forked from mattvenn/magic-inverter

    an inverter drawn in magic with makefile to simulate

    Makefile

  5. 6T-SRAM_cell_design 6T-SRAM_cell_design Public

    Forked from djswain9/6T-SRAM_cell_design

    Design and Simulation of 1K * 32 bit SRAM memory design.

  6. rutucharya rutucharya Public

    My Profile