Skip to content
View skinterqwe's full-sized avatar

Block or report skinterqwe

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Chisel RISC-V Vector 1.0 Implementation

Assembly 42 3 Updated Oct 1, 2024

RSD: RISC-V Out-of-Order Superscalar Processor

SystemVerilog 980 98 Updated Sep 4, 2024

The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core

C 357 126 Updated Sep 19, 2024