Skip to content

Issues: SpinalHDL/NaxRiscv

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
39 Open 55 Closed
39 Open 55 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Differents from the port para and core para
#31 by zyn810039594 was closed May 27, 2023
6
L1 data caches are inclusive in the L2 cache?
#50 by SoCScholar was closed Oct 31, 2023
3
Compiling multiple branch at once?
#48 by SoCScholar was closed Oct 31, 2023
2
Debugging -elf file ?
#47 by SoCScholar was closed Oct 31, 2023
1
64 bit risc v core from tilelink/socSim.scala.
#68 by SoCScholar was closed Nov 14, 2023
11
Debugging NaxRiSC V CPU in Verilator terminal and On chip debugger for NaxRiSC V
#45 by SoCScholar was closed Oct 31, 2023
5
Different result in same config
#38 by zyn810039594 was closed Nov 1, 2023
16
How to use SocDemo.elf file ?
#60 by SoCScholar was closed Nov 10, 2023
17
.
#66 by SoCScholar was closed Nov 13, 2023
[Performance bug] Incorrect register dependency tracking
#67 by ronan-lashermes was closed Nov 14, 2023
5
L2 cache refill
#56 by SoCScholar was closed Oct 31, 2023
9
Questions about handling CPU read/write requests in NaxRiscV
#28 by skylayer was closed Dec 27, 2023
1
Slow SRAM
#59 by zyn810039594 was closed Jan 8, 2024
7
Loop when change GShare RAM
#73 by zyn810039594 was closed Jan 14, 2024
2
ext/NaxSoftware/init.sh not up-to-date
#77 by Bill94l was closed Jan 18, 2024
1
Wrong mask for 64 bits IO access in NaxRiscvProbe
#84 by Bill94l was closed Mar 6, 2024
1
LINUX on Litex_NaxRISCV ( Linux-capable, RISC-V-based SoC )
#86 by SoCScholar was closed Mar 21, 2024
17
Hi,can you privide an example?
#82 by duanjiulon was closed Apr 25, 2024
56
Problems about debug and Halt the Nax
#98 by xie-1399 was closed May 16, 2024
8
NaxRiscv sets sepc[0]=1 which is against the riscv privileged spec
#101 by zhangkanqi was closed May 31, 2024
3
Read data incorrectly when executing c.lwsp instruction
#104 by zhangkanqi was closed May 30, 2024
9
Accessing addr 0x0000001e doesn't throw access fault exception
#108 by zhangkanqi was closed Jun 1, 2024
3
Wrong value of sie after trapping store_access_fault
#105 by zhangkanqi was closed May 30, 2024
1
[Bug Report] Executing sfence.vma under U-mode doesn't throw illegal inst exception
#106 by zhangkanqi was closed May 30, 2024
Does NaxRicv support S-mode?
#103 by zhangkanqi was closed May 29, 2024
12
ProTip! Updated in the last three days: updated:>2024-07-12.