Skip to content

Issues: SpinalHDL/NaxRiscv

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
39 Open 55 Closed
39 Open 55 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

How to integrate my own IP
#113 by phillippZZ was closed Jul 3, 2024
3
WFI instruction
#112 by Bill94l was closed Jul 4, 2024
11
Accessing addr 0x0000001e doesn't throw access fault exception
#108 by zhangkanqi was closed Jun 1, 2024
3
[Bug Report] Executing sfence.vma under U-mode doesn't throw illegal inst exception
#106 by zhangkanqi was closed May 30, 2024
Wrong value of sie after trapping store_access_fault
#105 by zhangkanqi was closed May 30, 2024
1
Read data incorrectly when executing c.lwsp instruction
#104 by zhangkanqi was closed May 30, 2024
9
Does NaxRicv support S-mode?
#103 by zhangkanqi was closed May 29, 2024
12
NaxRiscv sets sepc[0]=1 which is against the riscv privileged spec
#101 by zhangkanqi was closed May 31, 2024
3
NaxRiscv gets the wrong value when reading from scause
#100 by zhangkanqi was closed May 23, 2024
4
An exception arose when reading instructions from the ELF file
#99 by zhangkanqi was closed May 29, 2024
15
Problems about debug and Halt the Nax
#98 by xie-1399 was closed May 16, 2024
8
cache_throttling && dirty evicts counting.
#87 by SoCScholar was closed Jul 4, 2024
10
LINUX on Litex_NaxRISCV ( Linux-capable, RISC-V-based SoC )
#86 by SoCScholar was closed Mar 21, 2024
17
Wrong mask for 64 bits IO access in NaxRiscvProbe
#84 by Bill94l was closed Mar 6, 2024
1
Hi,can you privide an example?
#82 by duanjiulon was closed Apr 25, 2024
56
ext/NaxSoftware/init.sh not up-to-date
#77 by Bill94l was closed Jan 18, 2024
1
Loop when change GShare RAM
#73 by zyn810039594 was closed Jan 14, 2024
2
64 bit risc v core from tilelink/socSim.scala.
#68 by SoCScholar was closed Nov 14, 2023
11
[Performance bug] Incorrect register dependency tracking
#67 by ronan-lashermes was closed Nov 14, 2023
5
.
#66 by SoCScholar was closed Nov 13, 2023
How to use SocDemo.elf file ?
#60 by SoCScholar was closed Nov 10, 2023
17
Slow SRAM
#59 by zyn810039594 was closed Jan 8, 2024
7
Placing memory region at address 0 causes MatchError exception
#57 by pftbest was closed Oct 30, 2023
3
L2 cache refill
#56 by SoCScholar was closed Oct 31, 2023
9
SpinalHDL should be a submodule
#54 by ronan-lashermes was closed Oct 26, 2023
1
ProTip! Adding no:label will show everything without a label.