-
Notifications
You must be signed in to change notification settings - Fork 205
Issues: chipsalliance/verible
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Documentation: show how to create a compilation database with bazel
documentation
Improvements or additions to documentation
#1996
opened Aug 10, 2023 by
IEncinas10
Enhance SyntaxTreeRule testing by pointing to syntax errors when present
enhancement
New feature or request
style-linter
Verilog style-linter issues
testing
matters pertaining to unit-tests, integration-tests, continuous/presubmit testing
#2007
opened Aug 30, 2023 by
IEncinas10
Improve lint rule help
enhancement
New feature or request
good first issue
Good for newcomers
style-linter
Verilog style-linter issues
#2278
opened Oct 6, 2024 by
IEncinas10
ProTip!
Find all open issues with in progress development work with linked:pr.