-
Notifications
You must be signed in to change notification settings - Fork 195
Issues: chipsalliance/verible
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Dynamic code with macros is not parsed properly
rejects-valid syntax
If the parser wrongly rejects syntactically valid code (according to SV-2017).
#2197
opened Jun 11, 2024 by
bhappel-ciena
systemverilog interface module definitions can not be found
language-server
Language server related issues
#2196
opened Jun 11, 2024 by
bhappel-ciena
verible-verilog-format crashing
formatter
Verilog code formatter issues
#2189
opened Jun 3, 2024 by
joaovam
Formatter unable to recognize class instantiation with parameter override inside a struct/union
formatter
Verilog code formatter issues
#2184
opened May 22, 2024 by
brendany1990
What is the current state of spaces in the preprocessor
rejects-valid syntax
If the parser wrongly rejects syntactically valid code (according to SV-2017).
#2183
opened May 22, 2024 by
The-MEO
Verible formatter fails when third line of port list is blank
formatter
Verilog code formatter issues
#2182
opened May 16, 2024 by
paul-demo
Feature Request: do not add spaces around logical keywords
formatter
Verilog code formatter issues
#2179
opened May 7, 2024 by
ewolff96
VSCode - Generate and maintain verible.filelist
language-server
Language server related issues
#2177
opened May 7, 2024 by
sconwayaus
linter cannot find macro defined in a different file
style-linter
Verilog style-linter issues
#2173
opened May 4, 2024 by
samimia-swks
automatically comment preprocessor conditionals
enhancement
New feature or request
good first issue
Good for newcomers
preprocessor
anything related to preprocessing (conditionals, macros, etc.)
style-linter
Verilog style-linter issues
#2171
opened Apr 30, 2024 by
fangism
All features, can add the option to accept the contents of the file without having to pass in one file at a time.
#2170
opened Apr 27, 2024 by
17Reset
Parser rejects streaming operators that use the "with" clause
rejects-valid syntax
If the parser wrongly rejects syntactically valid code (according to SV-2017).
#2167
opened Apr 19, 2024 by
fpgauserdude
Repeated Diagnostic Messages in coc.nvim with Verible Language Server
language-server
Language server related issues
#2164
opened Apr 18, 2024 by
TBD9rain
[unpacked-dimensions-range-ordering] - configuration
enhancement
New feature or request
style-linter
Verilog style-linter issues
#2161
opened Apr 16, 2024 by
sconwayaus
verible-verilog-obfuscate crashes when program has pragma directive
rejects-valid syntax
If the parser wrongly rejects syntactically valid code (according to SV-2017).
#2159
opened Apr 15, 2024 by
rafasumi
Return type using If the parser wrongly rejects syntactically valid code (according to SV-2017).
type(...)
throws syntax error
rejects-valid syntax
#2157
opened Apr 12, 2024 by
goekce
Long Verilog code formatter issues
localparam
lines are not formatted
formatter
#2156
opened Apr 12, 2024 by
goekce
verible-verilog-syntax does not fully support `protect directive
rejects-valid syntax
If the parser wrongly rejects syntactically valid code (according to SV-2017).
#2153
opened Apr 3, 2024 by
craigc40
verible-verilog-syntax does not support dimensioned parameter in list of parameter assignments
rejects-valid syntax
If the parser wrongly rejects syntactically valid code (according to SV-2017).
#2152
opened Apr 2, 2024 by
craigc40
There is no syntax highlighting in VS Code
language-server
Language server related issues
#2149
opened Mar 23, 2024 by
DeflateAwning
Struct signals not checked for Verilog style-linter issues
signal-name-style
style-linter
#2147
opened Mar 21, 2024 by
matlupi
Unexpected formatting of interface classes
formatter
Verilog code formatter issues
#2145
opened Mar 14, 2024 by
sriyerg
Tasks inside current file does not show up in the workspace symbol list
language-server
Language server related issues
#2143
opened Mar 12, 2024 by
Idaben
The formatter combines the compiler directives into one line of code
formatter
Verilog code formatter issues
#2131
opened Mar 6, 2024 by
EhsanJokar1
Previous Next
ProTip!
Follow long discussions with comments:>50.