Skip to content

Issues: chipsalliance/verible

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
2 Open 2 Closed
2 Open 2 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Linter: When parsing configuration, just ignore unrecognized rules enhancement New feature or request style-linter Verilog style-linter issues
#1994 by IEncinas10 was closed Dec 27, 2023 updated Dec 27, 2023
Obfuscator doesn't work as expected help wanted Extra attention is needed question Further information is requested
#1985 by IEncinas10 was closed Aug 1, 2023 updated Aug 1, 2023
1
2
ProTip! Add no:assignee to see everything that’s not assigned.