Skip to content

Issues: chipsalliance/verible

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
5 Open 0 Closed
5 Open 0 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Parser rejects streaming operators that use the "with" clause rejects-valid syntax If the parser wrongly rejects syntactically valid code (according to SV-2017).
#2167 opened Apr 19, 2024 by fpgauserdude
Attempting to use the "type operator" results in a syntax error. rejects-valid syntax If the parser wrongly rejects syntactically valid code (according to SV-2017).
#2022 opened Oct 3, 2023 by fpgauserdude
parser cannot accept macro in the port map rejects-valid syntax If the parser wrongly rejects syntactically valid code (according to SV-2017).
#2010 opened Sep 5, 2023 by fpgauserdude
request switch to turn off preprocessor in verible-verilog-syntax rejects-valid syntax If the parser wrongly rejects syntactically valid code (according to SV-2017).
#1995 opened Aug 10, 2023 by fpgauserdude
build fails on windows
#1993 opened Aug 9, 2023 by fpgauserdude
11
ProTip! no:milestone will show everything without a milestone.