Commits

Breadcrumbs

History for

ondd8d3fb

User selector

All users

All time

Commit History

Commits on Jan 2, 2020

• Fix race condition in mem_segv_reason

  tbodt

  committedJan 2, 2020
  dd8d3fb

Commits on Jan 1, 2020

• Free JIT jetsam (jitsam?) when the process exits

  tbodt

  committedJan 1, 2020
  bb7c39a

Commits on Dec 22, 2019

• Implement fsave/frstor

  tbodt

  committedDec 22, 2019
  3e33c60

Commits on Dec 10, 2019

• Implement cmpxchg8b

  tbodt

  committedDec 10, 2019
  f1b738a

• Fix atomic non-32-bit cmpxchg on aarch64

  tbodt

  committedDec 10, 2019
  f2833e4

Commits on Nov 26, 2019

• Add locking around mapping changes in mem_ptr

  tbodt

  committedNov 26, 2019
  996a4b6

Commits on Nov 25, 2019

• Fix lock ordering between jit->lock and mem->lock

  tbodt

  committedNov 25, 2019
  c72c902

Commits on Nov 18, 2019

• Implement fnstenv/fldenv

  tbodt

  committedNov 18, 2019
  dca7617

Commits on Nov 17, 2019

• Delay the freeing of jit blocks

  tbodt

  committedNov 17, 2019
  08e9a98

Commits on Oct 26, 2019

• Fix warnings in Matt's code

  tbodt

  committedOct 26, 2019
  32ae8bc

Commits on Oct 21, 2019

• s/_vi/_v_imm/

  MatthewMerrill

  committedOct 21, 2019
  4a2b63b

Commits on Oct 20, 2019

• fix renaming of vi to v_imm

  MatthewMerrill

  committedOct 20, 2019
  98d7f2c

• Remove case parens, rename jit/gen macros

  MatthewMerrill

  committedOct 20, 2019
  f2dd138

• It's probably a good idea if I actually commit these things

  MatthewMerrill

  committedOct 20, 2019
  6b0a00e

• Implement sse2: psrlq, movdqa

  MatthewMerrill

  committedOct 20, 2019
  a5ef557

• more sse stuff

  MatthewMerrill

  committedOct 20, 2019
  251965c

• simplify vec gadget branching

  MatthewMerrill

  committedOct 20, 2019
  1c7b53d

• Simplify needless branching in jit/gen

  MatthewMerrill

  committedOct 20, 2019
  3c2c823

• idk what this is

  MatthewMerrill

  committedOct 20, 2019
  432b490

• movaps, movss, movsd, ucomiss, pxor, xorps

  MatthewMerrill

  committedOct 20, 2019
  d8b08da

• Fix order of arguments to non-memory SSE operations

  tbodt

  committedOct 20, 2019
  c0f2ebc

• Migrate -Djit=true option to -Dengine=jit.

  MatthewMerrill

  committedOct 20, 2019
  e8215be

Commits on Oct 14, 2019

• Do 16-bit signed shifts correctly on arm

  tbodt

  committedOct 14, 2019
  e264b10

Commits on Oct 6, 2019

• Implement ficomp for latest gcc

  tbodt

  committedOct 6, 2019
  3d11d05

• Fix reported segfault IP for vector instructions

  tbodt

  committedOct 6, 2019
  537a48e

Commits on Sep 9, 2019

• Add comments.

  wishstudio

  committedSep 9, 2019
  9c3c950

• Aesthestic changes.

  wishstudio

  committedSep 9, 2019
  13a381e

• Port to x86_64.

  wishstudio

  committedSep 9, 2019
  46cb475

• Rearrange call/ret gadgets for aarch64.

  wishstudio

  committedSep 9, 2019
  cece308

Commits on Sep 5, 2019

• Fix generating wrong block address when block is reallocated.

  wishstudio

  committedSep 5, 2019
  75dfe4d

• Flush return cache when we flush tlb.

  wishstudio

  committedSep 5, 2019
  e1659aa

Commits on Sep 4, 2019

• Add x86-64 port for return cache.

  wishstudio

  committedSep 4, 2019
  5090d4c

• Further optimize aarch64 asm.

  wishstudio

  committedSep 4, 2019
  07cb7c9

• Optimize ret cache memory size.

  wishstudio

  committedSep 4, 2019
  907be9f

Commits on Aug 31, 2019

• Initial return cache impl for aarch64.

  wishstudio

  committedAug 31, 2019
  f418a61

Pagination

PreviousNext